There are 0 repository under gowin topic.
Universal utility for programming FPGA
Atari STE MiSTery core for the Tang Nano FPGAs
Commodore C64 core for the Tang Nano 20K Primer 25K Mega 60k Mega 138K Pro Console60k/138k FPGA
An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA
Apple II FPGA Co-Processor
Tutorials centred around Gowin FPGA parts for the /r/GowinFPGA subreddit
Verilog implementation of PAL, NTSC and SECAM color encoding
A Pac-Man Arcade implementation for the TangNano9K using HDMI
A Dockerfile with a collections of ready to use open source EDA tools: Yosys, SimbiYosys (with Z3, boolector and Yices2), nextpnr-ice40, netxpnr-ecp5, nextpnr-gowin, Amaranth HDL, Silice and Verilator.
Atari 2600 VCS core for the Tang Nano 9k Nano 20K Primer 20k Primer 25K Mega 60k Mega 138K Pro Console60k/138k FPGA
Trying to get a new skill
Open-source HDMI/DVI transmitter for the Gowin GW1NSR-powered Tang Nano 4K
Commodore VIC20 core for the Tang Nano 9k Nano 20k Primer 20k Primer 25k Mega 60k Mega138k Pro Console60k/138k FPGA
Re-coded Gowin GW1N primitives for Verilator use
Apple IIe FPGA core for the Tang Nano 20K, Primer 25k, Mega 60k, Mega 138k Pro, Console 60k / 138k
Examples for Gowin Tang Nano 4k FPGA-board.
Tang Primer 25K's GW5A-based FPGA SPI interfaced HDMI output and more
Sipeed Tang Nano: Fully Opensource Toolchain for FPGA Synthesis, Place & Route, Simulation and Download/Flash.
TFT Clock by Gowin FPGA | 华中科技大学电信学院硬件课设基于国产高云FPGA的多功能TFT屏数字钟
Simple Verilog interface for the PUYA P25Q32H flash chip of the Tang Nano 4K board
A small and cheap triggering system for side channel attacks using Gowin FPGA
SAP-1 implementation in VHDL for the Sipeed Tang Nano 9k
HDMI Transmitter(Source) Core for Arora FPGA family
Example AHB-lite LED peripheral for the Nano 4K board with embedded Cortex M3 core
FPGA-based DDS signal generation controlled by an ESP32 over SPI.
🐙 Tang Nano 9K port of Gottlieb MA55 sound board. VHDL code ported to FPGA with work by James Sweet; open hardware for arcade audio.
Boundary Scan Description Language (BSDL) files for various FPGA manufacturers
Lunar Rescue Arcade synthesized on a Tang Nano 9K FPGA Board.
Verilog implementation of ADC read on Gowin FPGA devices
TangNano-9K-example project with kianRiscV cpu