There are 0 repository under register-file topic.
This is an implementation of a simple CPU in Logisim and Verilog.
Hardware designs modelled with verilog
Design & Synthesis of several digital circuits in VHDL and Verilog. Scripting in TCL, simulation with Intel® ModelSim®, and synthesis under Synopsys® DC Ultra™.
VHDL register file with generic bitwidth, number of global register, number of windows, and number of registers per window.
Computer Architecture - Practical Solution with Quartus - Sharif University of Technology
This is a 16-bit R-type instruction processor with register file, UAL, and instruction memory (RAM). Ideal for learning about processor design, it supports 8 arithmetic and logic operations and provides a starting point for building more complex designs.
16 bit processor designed in logisim