There are 0 repository under data-memory topic.
This is an implementation of a simple CPU in Logisim and Verilog.
Simply the simulated version of the CPU based on 'Reptile' design. It takes an assembly code file as input and shows the final state of all registers and data memory.