There are 2 repositories under uvm-ral-model topic.
Generate UVM register model from compiled SystemRDL input
Verification IP for Watchdog
UVM RAL class package for RgGen
Example of C/C++ register access with name through UVM RAL
SVDB Gateway : DPI-C library that links SystemVerilog simulations with external SQLite databases for configuration, logging, and verification.