There are 2 repositories under uvm-ral-model topic.
Code generation tool for control and status registers
Generate UVM register model from compiled SystemRDL input
Verification IP for Watchdog
UVM RAL class package for RgGen
Electronics Circuit Design and Verification