aryan-programmer / axi_stream_array_sum_microblaze

A Vitis & Vivado project (for the Basys3 board (Atrix-7 FPGA)) that reads integers input on the switches sequentially, adds them up and displays them on the 7 segment diaplay. Demonstrates Microblaze, AXI and AXI streams.

Geek Repo

Github PK Tool

artix artix-7 axi axi-lite axi-stream basys3 embedded fpga hls vitis vitis-hls vivado vivado-ip-integrator vivado-vitis xilinx xilinx-fpga xilinx-hls xilinx-vitis xilinx-vivado microblaze

This repository is not active

About

artix artix-7 axi axi-lite axi-stream basys3 embedded fpga hls vitis vitis-hls vivado vivado-ip-integrator vivado-vitis xilinx xilinx-fpga xilinx-hls xilinx-vitis xilinx-vivado microblaze

Languages

Language:C 83.8%Language:Assembly 10.0%Language:TeX 4.5%Language:Makefile 0.7%Language:CMake 0.6%Language:C++ 0.3%Language:Tcl 0.1%Language:CartoCSS 0.0%Language:Pascal 0.0%