design-under-test

There are 0 repository under design-under-test topic.

mihir8181 / VerilogHDL-Codes
Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.
verilog verilog-project verilog-code verilog-programs verilog-hdl n-bit-alu counter fsm moore-machine-code mealy-machine-code verilogvalidation testbenches design-under-test fifo asynchronous asynchronous-fifo fifo-buffer fifo-verilog
Language:Verilog 33