There are 0 repository under open-mpw topic.
This repository contains the 5 stage pipelined CPU implemented on the RISC-V ISA and Chisel hardware construction language (HDL)
PLL x8 clock multiplier IP integrated onto the Efabless Caravel SoC