Tim 'mithro' Ansell (mithro)

mithro

Geek Repo

Company:@timvideos

Location:Sunnyvale, US

Home Page:https://blog.mithis.net/

Twitter:@mithro

Github PK Tool:Github PK Tool


Organizations
alainmarcel
events-everywhere
freecores
fupy
hdl
im-tomu
sydney-linux-user-group
sydney-linux-user-group-dependencies
SymbiFlow
thousandparsec
timvideos

Tim 'mithro' Ansell's repositories

autolabeler

Add labels to Pull Requests based on matched file patterns

Language:JavaScriptLicense:ISCStargazers:102Issues:3Issues:26

python-datetime-tz

Drop-in replacement for Python datetime which deeply cares about timezones.

Language:PythonLicense:Apache-2.0Stargazers:34Issues:4Issues:14

rcfiles

My RC files

Language:CStargazers:9Issues:3Issues:0

x11ssh-f-pcb

Recreated gerbers for the Supermicro X11SSH-F motherboard.

Language:ANTLRLicense:CC-BY-SA-4.0Stargazers:8Issues:3Issues:0

pciee

Experiments in understanding PCIe topology of my Supermicro servers....

Language:RoffLicense:Apache-2.0Stargazers:5Issues:4Issues:0

vlsiffra-hdl-library

Library of adders and multipliers (generated by vlsiffra) for usage in open source silicon tools (or designs) like Yosys, OpenLane, and OpenROAD.

Language:CoqLicense:Apache-2.0Stargazers:3Issues:3Issues:0

bazel_rules_hdl

Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (https://bazel.build)

Language:StarlarkLicense:Apache-2.0Stargazers:2Issues:1Issues:0

fomu-workshop

Support files for participating in a Fomu workshop

Language:VerilogLicense:Apache-2.0Stargazers:2Issues:1Issues:0

skywater-pdk

Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.

Language:PythonLicense:Apache-2.0Stargazers:2Issues:3Issues:0

f4pga-examples

Examples designs for showing different ways to use SymbiFlow toolchains.

Language:VerilogLicense:ISCStargazers:1Issues:1Issues:0

OpenROAD

OpenROAD Top-level RTL-to-GDS Flow

Language:VerilogLicense:BSD-3-ClauseStargazers:1Issues:1Issues:0
Language:VerilogLicense:NOASSERTIONStargazers:1Issues:1Issues:0

scratchpad

Dumping of random stuff.

Language:HTMLStargazers:1Issues:2Issues:0

skywater-pdk-libs-sky130_bag3_pr

BAG (BAG AMS Generator) Primitives Library for SKY130

Language:PythonLicense:Apache-2.0Stargazers:1Issues:1Issues:0

sphinxcontrib-hdl-diagrams

Sphinx Extension which generates various types of diagrams from Verilog code.

Language:PythonLicense:Apache-2.0Stargazers:1Issues:1Issues:0

vlsiffra

Create fast and efficient standard cell based adders, multipliers and multiply-adders.

Language:PythonLicense:Apache-2.0Stargazers:1Issues:1Issues:0

xls

XLS: Accelerated HW Synthesis

Language:C++License:Apache-2.0Stargazers:1Issues:1Issues:0

xls-asap7-delay-models

Various exploration of the XLS delay model for the ASAP7 PDK.

License:Apache-2.0Stargazers:1Issues:2Issues:0
Language:HTMLLicense:BSD-3-ClauseStargazers:0Issues:1Issues:0
Language:SCSSLicense:MITStargazers:0Issues:1Issues:0
Language:PythonStargazers:0Issues:2Issues:0

gst-filter-media

Tool for creating a media file (as similar to the original as possible) by filtering it through a gstreamer plugin.

Language:PythonLicense:Apache-2.0Stargazers:0Issues:2Issues:0

HiFi-DRAM

This repository provides supplementary material for our paper HiFi-DRAM: Enabling High-fidelity DRAM Research by Uncovering Sense Amplifiers with IC Imaging

License:GPL-3.0Stargazers:0Issues:0Issues:0
License:Apache-2.0Stargazers:0Issues:4Issues:2

pyuscope

Python machine vision platform

Language:JavaScriptLicense:BSD-2-ClauseStargazers:0Issues:1Issues:0

Servaru

Experimental 3D GPU in Verilog

Language:CLicense:MITStargazers:0Issues:1Issues:0

skywater-pdk-libs-sky130_fd_pr

Primitives for SKY130 provided by SkyWater.

License:Apache-2.0Stargazers:0Issues:1Issues:0

sphinx_symbiflow_theme

A material-based, responsive theme inspired by mkdocs-material

Language:CSSLicense:NOASSERTIONStargazers:0Issues:1Issues:0

sphinxcontrib-session

Sphinx extension for displaying console and other sessions.

Language:PythonLicense:Apache-2.0Stargazers:0Issues:1Issues:0

tt06-mithro-progobj-test

Testing the creation of a very simple LUT4

Language:VerilogLicense:Apache-2.0Stargazers:0Issues:2Issues:0