pulp-platform / axi_mem_if

Simple single-port AXI memory interface

axi systemverilog-hdl asic fpga

This repository is not active

About

Simple single-port AXI memory interface

axi systemverilog-hdl asic fpga

Other

Languages

Language:SystemVerilog 100.0%