Giters

mshetty149 / Hardware-Designs

RTL Designs along with testbenches to verify them written in Verilog. Icarus Verilog an open source simulator was used for simulations.

Geek Repo:Geek Repo

Github PK Tool:Github PK Tool

verilogrtlvlsidigitaldesign

Hardware-Designs

RTL Designs along with testbenches to verify them written in Verilog. Icarus Verilog an open source simulator was used for simulations.

About

RTL Designs along with testbenches to verify them written in Verilog. Icarus Verilog an open source simulator was used for simulations.

verilogrtlvlsidigitaldesign

Languages

Language:Verilog 56.0%Language:SystemVerilog 43.3%Language:Shell 0.6%