Giters

luk3Sky / Building-A-Processor---Project

Design of a simulated 8-bit single-cycle processor using Verilog HDL, which includes an ALU, a register file and other control logic

Repository from Github https://github.comluk3Sky/Building-A-Processor---ProjectRepository from Github https://github.comluk3Sky/Building-A-Processor---Project

verilog-hdlverilog-projectprocessor-architecturehdlalu

This repository is not active

About

Design of a simulated 8-bit single-cycle processor using Verilog HDL, which includes an ALU, a register file and other control logic

verilog-hdlverilog-projectprocessor-architecturehdlalu

Languages

Language:Verilog 86.5%Language:Coq 9.6%Language:C 3.8%