Giters

gupta409 / Processor-UVM-Verification

System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment

Geek Repo:Geek Repo

Github PK Tool:Github PK Tool

uvmsystemverilogsystemverilog-simulationverilog-hdlverilogprocessor

Processor-UVM-Verification

System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment

About

System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment

uvmsystemverilogsystemverilog-simulationverilog-hdlverilogprocessor

Languages

Language:Verilog 60.9%Language:SystemVerilog 39.1%