Giters

adibis / DDR2_Controller

DDR2 memory controller written in Verilog

Geek Repo:Geek Repo

Github PK Tool:Github PK Tool

verilogverilog-projectddrhdl

I know I need a better description. It shall arrive once I have more time to spend on projects which do not need any time spent on them.

Enjoy!

About

DDR2 memory controller written in Verilog

verilogverilog-projectddrhdl

Languages

Language:Verilog 99.8%Language:Tcl 0.2%