Giters

Jrvvv / simple-risc-v-cpu

Developing RISC-V CPU

Geek Repo:Geek Repo

Github PK Tool:Github PK Tool

32icomputer-architecturecpurisc-vrtlsystemverilogvivado

Simple RISC-V CPU development

Architectures of processor systems, developing simple RISC-V CPU.

Testbanches, and board files are partly taken from this course.

About

Developing RISC-V CPU

32icomputer-architecturecpurisc-vrtlsystemverilogvivado

Languages

Language:SystemVerilog 74.2%Language:Assembly 20.9%Language:Tcl 2.3%Language:C 1.4%Language:C++ 0.5%Language:Verilog 0.3%Language:Shell 0.2%