riscv-steel / riscv-steel

Free and open collection of RISC-V IP.

Home Page:https://riscv-steel.github.io/riscv-steel/

Geek Repo:Geek Repo

Github PK Tool:Github PK Tool


RISC-V Steel
Free and open RISC-V IP

RISC-V Steel is a free and open collection of RISC-V IP that is simple, robust and easy to use. It features a 32-bit RISC-V processor core, a configurable system-on-chip design and a suite of software and hardware tools aimed to speed up building RISC-V embedded applications.

Available IP

Processor Core

RISC-V Steel Processor Core implements the RV32I ISA, the Zicsr extension and the Machine-mode privileged architecture of RISC-V.

System-on-Chip

RISC-V Steel System-on-Chip expands the Processor Core IP by adding memory and UART modules to its design. It features a toolchain for software development and demo projects.

License

RISC-V Steel is distributed under the MIT License.

Need help?

Please open a new issue.

About

Free and open collection of RISC-V IP.

https://riscv-steel.github.io/riscv-steel/

License:MIT License


Languages

Language:Verilog 56.2%Language:C 15.0%Language:C++ 12.5%Language:Python 7.2%Language:Makefile 4.4%Language:Tcl 2.6%Language:CMake 1.4%Language:Assembly 0.7%