Rhys Thomas (rhthomas)

rhthomas

Geek Repo

Company:@Southampton-EEE

Github PK Tool:Github PK Tool


Organizations
Southampton-EEE

Rhys Thomas's starred repositories

sherlock

Hunt down social media accounts by username across social networks

Language:PythonLicense:MITStargazers:53374Issues:1089Issues:957

lazygit

simple terminal UI for git commands

icecream

🍦 Never use print() to debug again.

Language:PythonLicense:MITStargazers:8819Issues:50Issues:130

halo

💫 Beautiful spinners for terminal, IPython and Jupyter

Language:PythonLicense:MITStargazers:2869Issues:23Issues:75

AgileLite

Agile software development without all the burnout.

handout

Turn Python scripts into handouts with Markdown and figures

Language:PythonLicense:Apache-2.0Stargazers:2001Issues:47Issues:41

deepschool.io

Deep Learning tutorials in jupyter notebooks.

Language:Jupyter NotebookLicense:NOASSERTIONStargazers:1808Issues:128Issues:11

dephell

:package: :fire: Python project management. Manage packages: convert between formats, lock, install, resolve, isolate, test, build graph, show outdated, audit. Manage venvs, build package, bump version.

Language:PythonLicense:MITStargazers:1768Issues:27Issues:261

ibex

Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.

Language:SystemVerilogLicense:Apache-2.0Stargazers:1316Issues:96Issues:827

Evolutionary-Algorithm

Evolutionary Algorithm using Python, 莫烦Python 中文AI教学

Language:PythonLicense:MITStargazers:1183Issues:64Issues:16

swerv_eh1

A directory of Western Digital’s RISC-V SweRV Cores

Language:SystemVerilogLicense:Apache-2.0Stargazers:852Issues:95Issues:0

edalize

An abstraction library for interfacing EDA tools

Language:PythonLicense:BSD-2-ClauseStargazers:610Issues:33Issues:157

uvmprimer

Contains the code examples from The UVM Primer Book sorted by chapters.

Language:SystemVerilogStargazers:464Issues:56Issues:0

litedram

Small footprint and configurable DRAM core

Language:PythonLicense:NOASSERTIONStargazers:370Issues:24Issues:163

rusty-clock

An alarm clock with environment stats in pure bare metal embedded rust

Language:RustLicense:MITStargazers:337Issues:14Issues:18

CommunityModules

TLA+ snippets, operators, and modules contributed and curated by the TLA+ community

Language:TLALicense:MITStargazers:265Issues:16Issues:55

ufo

:rocket: :space_invader: A Drone/UAV Programming Library for Rust.

uvm-tutorial-for-candy-lovers

Source code repo for UVM Tutorial for Candy Lovers

Language:SystemVerilogStargazers:172Issues:18Issues:2

CircuitPython_Community_Bundle

A bundle of useful CircuitPython libraries from the CircuitPython community.

Language:ShellLicense:MITStargazers:164Issues:32Issues:15

heatwave

Visualize your git commits with a heat map in the terminal

Language:PythonLicense:GPL-3.0Stargazers:98Issues:2Issues:4

uvm-testbench-tutorial-simple-adder

A basic testbench made for educational purposes using SystemVerilog and the Universal Verification Methodology

toygpu

A simple GPU on a TinyFPGA BX

riscv-config

RISC-V Configuration Validator

Language:PythonLicense:BSD-3-ClauseStargazers:75Issues:20Issues:62

CircuitPython_nRF24L01

CircuitPython driver library for the nRF24L01 transceiver.

Language:PythonLicense:MITStargazers:44Issues:4Issues:26

WaveDromTikZ

An implementation of WaveDrom which outputs TikZ for use in LaTeX documents.

Language:PythonLicense:MITStargazers:41Issues:4Issues:2

Potato

🥔 Potato is a command line tool which helps you to keep the development configs and settings of your Mac safe in your GitHub.

Language:GoLicense:MITStargazers:33Issues:1Issues:2

BIT4

BIT4 is a 4Bit microcontroller - fully programmable with only three buttons.

Language:CLicense:MITStargazers:24Issues:3Issues:1

cascoda-sdk

The Cascoda Software Development Kit for utilizing the CA-8211 and CA-8210

Language:CLicense:BSD-3-ClauseStargazers:16Issues:9Issues:6

IceStudio

Learning Verilog using IceStudio ( Board IceStick )

Language:AGS ScriptStargazers:11Issues:2Issues:0

RISCy-Business

MIPS32 Processor Implementation written in SystemVerilog

Language:VerilogStargazers:2Issues:8Issues:0