matt venn (mattvenn)

mattvenn

Geek Repo

Location:Valencia, Spain

Home Page:http://mattvenn.net

Twitter:@matthewvenn

Github PK Tool:Github PK Tool


Organizations
Dygmalab

matt venn's repositories

instrumented_adder

Instrumenting adders to measure speed

Language:VerilogLicense:Apache-2.0Stargazers:12Issues:6Issues:3
Language:VerilogLicense:Apache-2.0Stargazers:10Issues:0Issues:0
Language:VerilogLicense:Apache-2.0Stargazers:4Issues:0Issues:0

zero_to_asic_mpw6

MPW6 submission from the Zero to ASIC Course

Language:VerilogLicense:Apache-2.0Stargazers:4Issues:3Issues:2
Stargazers:2Issues:0Issues:0
Language:VerilogStargazers:2Issues:0Issues:0
Language:VerilogLicense:Apache-2.0Stargazers:2Issues:0Issues:0
Language:VerilogLicense:Apache-2.0Stargazers:2Issues:0Issues:0

awesome-semiconductor-startups

List of awesome semiconductor startups

Stargazers:1Issues:0Issues:0
Language:VerilogLicense:Apache-2.0Stargazers:1Issues:0Issues:0

cpr

Developed in accordance with the Aha Standard.

Language:VerilogLicense:Apache-2.0Stargazers:1Issues:0Issues:0

formal_timer

Project 3.1 Formal timer

Language:VerilogLicense:Apache-2.0Stargazers:1Issues:3Issues:0
Language:VerilogStargazers:1Issues:0Issues:0
Language:VerilogStargazers:1Issues:0Issues:0

silife

Game of Life, in Silicon

Stargazers:1Issues:0Issues:0
Language:VerilogLicense:Apache-2.0Stargazers:1Issues:0Issues:0

wrapped_acorn_prng

ACORN (Additive Congruential Random Number) generator, a pseudo random number generator made for the ZerotoASIC course to be taped out on SkyWater Open Source PDK SKY130 process. Design inspired from: http://acorn.wikramaratna.org/ (Invented by R.S.Wikramaratna). Huge shoutout and appreciation to Steven Goldsmith for his invaluable assistance with Caravel. Much thanks to Matt Venn for his patience and supporting + creating this course!

Language:VerilogLicense:Apache-2.0Stargazers:1Issues:0Issues:0

wrapped_alu74181

Rebuild of the 4-bit Arithmetic Logic Unit (ALU) 74181.

Language:VerilogLicense:Apache-2.0Stargazers:1Issues:0Issues:0
Language:VerilogLicense:Apache-2.0Stargazers:1Issues:0Issues:0
Language:VerilogLicense:Apache-2.0Stargazers:1Issues:0Issues:0
Language:VerilogLicense:Apache-2.0Stargazers:1Issues:0Issues:0

wrapped_silife

Game of Life in Silicon, wrapped for OpenMPW group submission

License:Apache-2.0Stargazers:1Issues:0Issues:0

wrapped_skullfet

Skull MOSFET, wrapped for Caravel

License:Apache-2.0Stargazers:1Issues:0Issues:0

wrapped_wavelet_transform

Wrapped Wavelet Transform Module

Language:VerilogLicense:Apache-2.0Stargazers:1Issues:0Issues:0

chip_art

Convert an image to a GDS format for inclusion in a zerotoasic project

Language:PythonLicense:Apache-2.0Stargazers:0Issues:0Issues:0
Language:PythonStargazers:0Issues:0Issues:0
Language:PythonStargazers:0Issues:0Issues:0

SymbiYosys

SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows

Language:PythonLicense:NOASSERTIONStargazers:0Issues:0Issues:0

wokwi-docs

Documentation for the Wokwi Simulator

License:MITStargazers:0Issues:0Issues:0

yosyshq.github.io

www.yosyshq.net

Stargazers:0Issues:0Issues:0