Henner Zeller (hzeller)

hzeller

Geek Repo

Location:San Francisco

Github PK Tool:Github PK Tool


Organizations
google

Henner Zeller's repositories

rpi-rgb-led-matrix

Controlling up to three chains of 64x64, 32x32, 16x32 or similar RGB LED displays using Raspberry Pi GPIO

Language:C++License:GPL-2.0Stargazers:3515Issues:178Issues:1467

timg

A terminal image and video viewer.

Language:C++License:GPL-2.0Stargazers:1766Issues:27Issues:85

gmrender-resurrect

Resource efficient UPnP/DLNA renderer, optimal for Raspberry Pi, CuBox or a general MediaServer. Fork of GMediaRenderer to add some features to make it usable.

Language:CLicense:GPL-2.0Stargazers:825Issues:61Issues:230

beagleg

G-code interpreter and stepmotor controller for crazy fast coordinated moves of up to 8 steppers. Uses the Programmable Realtime Unit (PRU) of the Beaglebone.

Language:C++License:GPL-3.0Stargazers:119Issues:30Issues:28

gcode-cli

Simple command line tool to send gcode to serial 3D printer/CNC machine.

stuff-org

Organize electronic components. Or other stuff.

trs80-100-schematic

A transcript of the TRS80 Model 100 schematic

gcode-multi-shell-extrude

Little hack to create GCode for multiple 'screw' shells

sound-cam

Simulation of using Microphones to pick up sound locations.

Language:C++Stargazers:5Issues:4Issues:0

DerKnopf

Simple IR remote control of a volume knob

Language:C++Stargazers:4Issues:3Issues:0

ziplain

A plain, no-frills ZIP file writer.

Language:C++License:Apache-2.0Stargazers:3Issues:2Issues:0

bant

Bazel/Build Analysis and Navigation Tool

Language:C++License:GPL-2.0Stargazers:2Issues:0Issues:0

Surelog

System Verilog 2017 Pre-processor, Parser

Language:C++License:Apache-2.0Stargazers:2Issues:2Issues:0

UHDM

Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, Visitor and Listener. Used as a compiled interchange format in between SystemVerilog tools. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX

Language:C++License:Apache-2.0Stargazers:2Issues:1Issues:0

gaggia-pid

PID controller, useful for e.g. coffee machines.

Language:C++Stargazers:1Issues:2Issues:0

olive

Professional open-source NLE video editor

Language:C++License:GPL-3.0Stargazers:1Issues:2Issues:0

SDRPlusPlus

Cross-Platform SDR Software

Language:C++License:GPL-3.0Stargazers:1Issues:1Issues:0

xls

XLS: Accelerated HW Synthesis

Language:C++License:Apache-2.0Stargazers:1Issues:1Issues:0

bazel_rules_hdl

Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (https://bazel.build)

Language:StarlarkLicense:Apache-2.0Stargazers:0Issues:0Issues:0

bazel_rules_install

Bazel rules for installing build results. Similar to `make install`.

Language:StarlarkLicense:Apache-2.0Stargazers:0Issues:0Issues:0
License:NOASSERTIONStargazers:0Issues:0Issues:0

lsp-mode

Emacs client/library for the Language Server Protocol

Language:Emacs LispLicense:GPL-3.0Stargazers:0Issues:1Issues:0
Language:NixStargazers:0Issues:0Issues:0

nixpkgs

Nix Packages collection

Language:NixLicense:MITStargazers:0Issues:1Issues:0

OpenROAD

OpenROAD's unified application implementing an RTL-to-GDS Flow

Language:VerilogLicense:BSD-3-ClauseStargazers:0Issues:1Issues:0

perf_data_converter

Tool to convert Linux perf files to the profile.proto format used by pprof

License:BSD-3-ClauseStargazers:0Issues:0Issues:0

re2

RE2 is a fast, safe, thread-friendly alternative to backtracking regular expression engines like those used in PCRE, Perl, and Python. It is a C++ library.

Language:C++License:BSD-3-ClauseStargazers:0Issues:1Issues:0

synlig

SystemVerilog support for Yosys

Language:VerilogLicense:Apache-2.0Stargazers:0Issues:1Issues:0

verible

Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, and formatter.

Language:C++License:NOASSERTIONStargazers:0Issues:1Issues:0

yosys

Yosys Open SYnthesis Suite

Language:C++License:ISCStargazers:0Issues:3Issues:0