fcayci / xilinx-ip-repo

My Xilinx IP cores to be used in Vivado Design Suite

Geek Repo:Geek Repo

Github PK Tool:Github PK Tool

xilinx-ip-repo

My Xilinx IP cores to be used in Vivado Design Suite

About

My Xilinx IP cores to be used in Vivado Design Suite

License:GNU General Public License v3.0


Languages

Language:VHDL 49.3%Language:Tcl 33.3%Language:SystemVerilog 9.8%Language:C 7.1%Language:Makefile 0.5%