RoaLogic / ahb3lite_interconnect

AHB3-Lite Interconnect

Geek Repo:Geek Repo

Github PK Tool:Github PK Tool

Roa Logic Hdr

AHB-Lite Multi-layer Interconnect Switch

The Roa Logic AHB-Lite Multi-layer Interconnect Switch is a fully parameterized High Performance, Low Latency Interconnect Fabric soft IP for AHB-Lite. It allows a virtually unlimited number of AHB-Lite bus masters and slaves to be connected without the need of bus arbitration to be implemented by the bus masters. Instead, slave side arbitration is implemented for each slave port within the core.

The Interconnect supports priority and round-robin based arbitration when multiple bus masters request access to the same slave port. Arbitration typically completes within 1 clock cycle

System Diagram

Features

  • AMBA AHB-Lite compatible
  • Fully parameterized
  • Unlimited number of bus masters and slaves1
  • Slave side arbitration
  • Priority and round-robin based arbitration
  • Slave port address decoding
  • Slave masking to increase system performance - New in v1.2
  • Error assertion when no slave correctly addressed - New in v1.3

Interfaces

  • AHB-Lite master & slave interfaces

Documentation

License

Released under the Roa Logic Non-Commercial License

Dependencies

This release requires the ahb3lite package found here: https://github.com/RoaLogic/ahb3lite_pkg


1The number of Bus Masters and Slaves is physically limited by the timing requirements of the design.

About

AHB3-Lite Interconnect

License:Other


Languages

Language:SystemVerilog 83.3%Language:Tcl 13.7%Language:Makefile 2.9%Language:Fortran 0.1%