FaresAtef1 / AES-Advanced-Encryption-Standard

256-bit Advanced Encryption Standard Implemented with Verilog HDL.

Geek Repo:Geek Repo

Github PK Tool:Github PK Tool

AES

Verilog is used to implement modules for the Advanced Encryption Standard (AES), which is a FIPS-approved cryptographic algorithm designed to protect electronic data. AES is a symmetric block cipher capable of both encryption and decryption of information. Through encryption, data is transformed into ciphertext, an unintelligible form, while decryption reverts the ciphertext back into its original plaintext form.

About

256-bit Advanced Encryption Standard Implemented with Verilog HDL.


Languages

Language:Verilog 100.0%