ygot's starred repositories

secretflow

A unified framework for privacy-preserving data analysis and machine learning

Language:PythonLicense:Apache-2.0Stargazers:2290Issues:51Issues:800
Language:VerilogLicense:Apache-2.0Stargazers:1182Issues:39Issues:105

litedram

Small footprint and configurable DRAM core

Language:PythonLicense:NOASSERTIONStargazers:371Issues:24Issues:163

pulpissimo

This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no cluster.

Language:SystemVerilogLicense:NOASSERTIONStargazers:371Issues:44Issues:321

core_ddr3_controller

A DDR3 memory controller in Verilog for various FPGAs

booksim2

BookSim 2.0

Language:C++License:NOASSERTIONStargazers:252Issues:27Issues:28

noxim

Network on Chip Simulator

Spike-Driven-Transformer

Offical implementation of "Spike-driven Transformer" (NeurIPS2023)

Language:PythonLicense:Apache-2.0Stargazers:201Issues:3Issues:12

frame-codebase

The complete codebase for Frame

Language:CLicense:NOASSERTIONStargazers:190Issues:9Issues:157

Xilinx_Library

Vivado诸多IP,包括图像处理等

Language:VHDLLicense:MITStargazers:140Issues:5Issues:1

Spike-Driven-Transformer-V2

Offical implementation of "Spike-driven Transformer V2: Meta Spiking Neural Network Architecture Inspiring the Design of Next-generation Neuromorphic Chips" (ICLR2024)

wav-lpddr-hw

Wavious DDR (WDDR) Physical interface (PHY) Hardware

Language:SystemVerilogLicense:Apache-2.0Stargazers:94Issues:19Issues:4

DDR2_Controller

DDR2 memory controller written in Verilog

Language:VerilogStargazers:71Issues:9Issues:0

Get_Moving_With_Alveo

For publishing the source for UG1352 "Get Moving with Alveo"

Language:SystemVerilogLicense:Apache-2.0Stargazers:41Issues:8Issues:0

ProNoC

Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).

Language:VerilogLicense:NOASSERTIONStargazers:40Issues:3Issues:3

lpddr4-test-board

Experimental development board interfacing Xilinx Kintex-7 FPGA with LPDDR4 SDRAM

neuromorphics-daily-arxiv

Neuromorphic paper list, automatically updating everyday at 8:00 am GMT.

Language:PythonStargazers:23Issues:0Issues:0
Language:AssemblyStargazers:19Issues:3Issues:0

AVED

Alveo Versal Example Design

fpt-demo

FPT: a Fixed-Point Accelerator for Torus Fully Homomorphic Encryption

Language:RustLicense:NOASSERTIONStargazers:13Issues:6Issues:0

RISC5Verilog_lpddr

RISC5Verilog for Pipistrello using lpddr memory

Language:VerilogStargazers:12Issues:2Issues:0
Language:PythonStargazers:12Issues:1Issues:0

dpu_kmeans

Implementation of the K-means algorithm on UPMEM PIM architecture

Language:PythonLicense:MITStargazers:7Issues:1Issues:7

SNN-for-Finger-Velocity-iBMI

An Energy-Efficient Spiking Neural Network for Finger Velocity Decoding for Implantable Brain-Machine Interface

Language:PythonLicense:NOASSERTIONStargazers:6Issues:1Issues:0

coyote

Work related to vectorizing strategies for arbitrary FHE programs

Language:PythonStargazers:6Issues:0Issues:0

dpu_olap

Implementation of a SQL query engine on UPMEM PIM architecture

Language:C++License:MITStargazers:4Issues:1Issues:1

snn-cvt-dual-phase

Towards Optimal Conversion from ANNs to SNNs with Dual-Phase Optimization, TNNLS, 2023

Language:PythonLicense:MITStargazers:4Issues:1Issues:0