rtl-synthesis

There are 0 repository under rtl-synthesis topic.

• Sudeep-Dhurua / verilog-to-gate-level-synthesis

  This Project consist of a first level synthesizer. It will take a Hardware-Description written in Verilog standard (or ****.v) file and convert it into gate level netlist.

  vlsi-cadverilog-hdlrtl-synthesis
  0