Renaldas Zioma's repositories

z80-open-silicon

Z80 open-source silicon clone. Goal is to become a silicon proven, pin compatible, open-source replacement for classic Z80.

Language:VerilogLicense:Apache-2.0Stargazers:509Issues:28Issues:5

tt05-psg-sn76489

TinyTapeout submission with the SN76489 Digital Complex Sound Generator (DCSG) programmable sound generator (PSG) chip from Texas Instruments.

Language:PythonLicense:Apache-2.0Stargazers:49Issues:3Issues:0

tiny-asic-1_58bit-matrix-mul

Tiny ASIC implementation for "The Era of 1-bit LLMs All Large Language Models are in 1.58 Bits" matrix multiplication unit

Language:VerilogLicense:Apache-2.0Stargazers:39Issues:7Issues:0

zero-to-asic-wrapped-parallax

Tiny experimental ASIC design for efabless/OpenLane fab.

Language:VerilogLicense:Apache-2.0Stargazers:4Issues:2Issues:0

tt05-rule110

Rule110 Cellular Automata ASIC for Tiny Tapeout 05

Language:VerilogLicense:Apache-2.0Stargazers:3Issues:2Issues:1

tt06-psg-saa1099

TinyTapeout submission with the SAA1099 a 6-voice programmable sound generator (PSG) chip from Philips.

Language:VerilogLicense:Apache-2.0Stargazers:3Issues:2Issues:0

tiny-asic-4bit-matrix-mul

Tiny matrix multiplication ASIC with 4-bit math

Language:VerilogLicense:Apache-2.0Stargazers:2Issues:0Issues:0

tt03-alu-4bit

Digital design 4-bit ALU. Submission for Tiny Tapeout 03.

Language:TclLicense:Apache-2.0Stargazers:2Issues:0Issues:0

zx-racing-the-beam

ZX Spectrum 48/128 "Racing the Beam"

Language:HTMLLicense:MITStargazers:2Issues:4Issues:0

asic-keyword-spotting-sky130

Forging the Future of Keyword Spotting with Generative AI on the Caravel SoC

Language:VerilogLicense:Apache-2.0Stargazers:1Issues:0Issues:0

fpga-icebreaker-racing-the-beam

Playground for graphics experiments running on iCE40 Lattice FPGA with iceBreaker board

Language:VerilogLicense:MITStargazers:1Issues:2Issues:0
Language:VerilogLicense:Apache-2.0Stargazers:1Issues:0Issues:0

tt06-analog-current-comparator

Current Comparator with currents formed by digital input pins for Tiny Tapeout.

Language:TclLicense:Apache-2.0Stargazers:1Issues:0Issues:0

Artificial-Intelligence-Group

Artificial Intelligence Group is a collective effort to bring a strong AI community together, starting within Lithuania.

Language:Jupyter NotebookLicense:MITStargazers:0Issues:2Issues:0

Atari-2600-FPGA

Continue development of Atari 2600 in Verilog. Based on the original work by Daniel Beer.

Language:VerilogStargazers:0Issues:0Issues:0
Language:VerilogLicense:Apache-2.0Stargazers:0Issues:2Issues:0

collatz

Convergence verification of the Collatz problem

Language:CLicense:MITStargazers:0Issues:0Issues:0

HardNES

Sub-cycle accurate, hardware replication focused NES (Nintendo Entertainment System) Emulator

Language:CLicense:MITStargazers:0Issues:1Issues:0

tiny6502

a small (~140 line) and portable 6502 emulator demo.

License:GPL-3.0Stargazers:0Issues:0Issues:0

tinytapeout-05

(Updating docs in) Tiny Tapeout 05 shuttle repository

Language:VerilogLicense:Apache-2.0Stargazers:0Issues:0Issues:0

tinytapeout_gds_viewer

Tiny Tapeout GDS Online Viewer

Language:JavaScriptLicense:Apache-2.0Stargazers:0Issues:0Issues:0
Language:VerilogLicense:Apache-2.0Stargazers:0Issues:1Issues:0

tt04-LIF-neuron-telluride2023

Telluride Workshop 2023 Tiny Tapeout 4 (Verilog Demo)

Language:VerilogLicense:Apache-2.0Stargazers:0Issues:1Issues:0
Language:VerilogLicense:Apache-2.0Stargazers:0Issues:0Issues:0

tt05-psg-ay8913

TinyTapeout submission with the AY-3-8913 a 3-voice programmable sound generator (PSG) chip from General Instruments.

Language:PythonLicense:Apache-2.0Stargazers:0Issues:2Issues:0

tt06-dac-gds

4-bit DAC Custom GDS Design to Tiny Tapeout (alpha)

Stargazers:0Issues:0Issues:0

vga-clock

Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.

Language:VerilogStargazers:0Issues:0Issues:0

vgmparse

A Python module for parsing VGM (Video Game Music) files

Language:PythonLicense:MITStargazers:0Issues:1Issues:0
Language:VerilogLicense:Apache-2.0Stargazers:0Issues:1Issues:0

zero-to-asic

My workspace for Zero to ASIC course by Matt Venn

Language:VerilogStargazers:0Issues:2Issues:0