Giters

princeofpython / Computer-Architecture

Detailed and step by step implementation of RISC-V CPU from scratch using Verilog. This work is part of my academic course EE2003, Introduction to Computer Organisation in IIT Madras.

Geek Repo:Geek Repo

Github PK Tool:Github PK Tool

princeofpython/Computer-Architecture Stargazers