Joshua Leahy (jleahy)

jleahy

Geek Repo

Location:London, UK

Github PK Tool:Github PK Tool

Joshua Leahy's starred repositories

pybind11

Seamless operability between C++11 and Python

Language:C++License:NOASSERTIONStargazers:15314Issues:243Issues:2111

mimalloc

mimalloc is a compact general purpose allocator with excellent performance.

yosys

Yosys Open SYnthesis Suite

skywater-pdk

Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.

Language:PythonLicense:Apache-2.0Stargazers:2927Issues:152Issues:269

yocto-gl

Yocto/GL: Tiny C++ Libraries for Data-Driven Physically-based Graphics

t-digest

A new data structure for accurate on-line accumulation of rank-based statistics such as quantiles and trimmed means

Language:JavaLicense:Apache-2.0Stargazers:1963Issues:68Issues:125

llvmlite

A lightweight LLVM python binding for writing JIT compilers

Language:PythonLicense:BSD-2-ClauseStargazers:1880Issues:56Issues:449

flat_hash_map

A very fast hashtable

libdivide

Official git repository for libdivide: optimized integer division

Language:C++License:NOASSERTIONStargazers:1069Issues:39Issues:43

myhdl

The MyHDL development repository

Language:PythonLicense:LGPL-2.1Stargazers:1029Issues:79Issues:203

swerv_eh1

A directory of Western Digital’s RISC-V SweRV Cores

Language:SystemVerilogLicense:Apache-2.0Stargazers:852Issues:95Issues:0

astrometry.net

Astrometry.net -- automatic recognition of astronomical images

Language:CLicense:NOASSERTIONStargazers:656Issues:62Issues:209

qfs

Quantcast File System

Language:C++License:Apache-2.0Stargazers:640Issues:99Issues:109

netlistsvg

draws an SVG schematic from a JSON netlist

Language:JavaScriptLicense:MITStargazers:612Issues:25Issues:96

llhd

Low Level Hardware Description — A foundation for building hardware design tools.

Language:RustLicense:Apache-2.0Stargazers:391Issues:26Issues:139

sv-parser

SystemVerilog parser library fully compliant with IEEE 1800-2017

Language:RustLicense:NOASSERTIONStargazers:390Issues:19Issues:61

RapidWright

Build Customized FPGA Implementations for Vivado

Language:JavaLicense:NOASSERTIONStargazers:283Issues:27Issues:247

sv-tests

Test suite designed to check compliance with the SystemVerilog standard.

Language:SystemVerilogLicense:ISCStargazers:276Issues:19Issues:278

moore

A hardware compiler based on LLHD and CIRCT

Language:RustLicense:Apache-2.0Stargazers:244Issues:19Issues:225

dsp

An audio processing program with an interactive mode.

mnemonicode

Fork of http://web.archive.org/web/20101031205747/http://www.tothink.com/mnemonic/

Language:CLicense:MITStargazers:154Issues:15Issues:5

pcievhost

PCIe (1.0a to 2.0) Virtual host model for verilog

Language:CLicense:GPL-3.0Stargazers:72Issues:12Issues:4

heap

Looking into the performance of heaps, starting with the Min-Max Heap

alterpcb-tlinesim

An open-source, cross-platform transmission line simulation tool.

Language:C++License:GPL-3.0Stargazers:53Issues:6Issues:3

rust-ad

Automatic differentiation library for rust

Language:RustLicense:MITStargazers:27Issues:2Issues:1

polynomial-approximation-catalogue

A catalogue of efficient and accurate polynomial approximations

License:NOASSERTIONStargazers:14Issues:0Issues:0