Jose R Garcia's starred repositories

egos-2000

Envision a future where every student can read all the code of a teaching operating system.

Language:CLicense:NOASSERTIONStargazers:2164Issues:34Issues:12

serv

SERV - The SErial RISC-V CPU

Language:VerilogLicense:ISCStargazers:1337Issues:37Issues:56

pocl

pocl - Portable Computing Language

Cores-VeeR-EH1

VeeR EH1 core

Language:SystemVerilogLicense:Apache-2.0Stargazers:792Issues:57Issues:99

fpu

synthesiseable ieee 754 floating point library in verilog

Language:VerilogLicense:MITStargazers:497Issues:23Issues:25

CyberEther

Multi-platform GPU-accelerated interface for compute-intensive pipelines. Radio, the final frontier.

Language:C++License:MITStargazers:387Issues:21Issues:44

occa

Portable and vendor neutral framework for parallel programming on heterogeneous platforms.

Language:C++License:MITStargazers:384Issues:29Issues:346

nestang

NESTang is an FPGA Nintendo Entertainment System implemented with Sipeed Tang Primer 25K, Nano 20K and Primer 20K boards

Language:SystemVerilogLicense:GPL-3.0Stargazers:329Issues:28Issues:55

Cores-VeeR-EL2

VeeR EL2 Core

Language:SystemVerilogLicense:Apache-2.0Stargazers:239Issues:25Issues:73

snestang

Super Nintendo Entertainment System for Tang FPGA boards

Language:CLicense:GPL-3.0Stargazers:170Issues:13Issues:25

FPU

IEEE 754 floating point unit in Verilog

Language:VerilogLicense:GPL-3.0Stargazers:120Issues:7Issues:3

NanoPhi-alpha

GPT-2 small trained on phi-like data

Language:PythonLicense:MITStargazers:65Issues:5Issues:0

Rasterix

OpenGL 1.x implementation for FPGAs

Language:C++License:GPL-3.0Stargazers:57Issues:2Issues:1

nanoChatGPT

nanogpt turned into a chat model

Language:PythonLicense:MITStargazers:56Issues:3Issues:0
Language:TclLicense:Apache-2.0Stargazers:38Issues:9Issues:7

wch-ch569-serdes

WCH CH569 SerDes Reverse Engineering

Language:CLicense:Apache-2.0Stargazers:25Issues:7Issues:0

verilog-rle

Verilog Implementation of Run Length Encoding for RGB Image Compression

Language:VerilogLicense:MITStargazers:22Issues:3Issues:0

Hands-On-NLP-Model

Fine Tuning Model for different NLP task

Language:Jupyter NotebookStargazers:14Issues:2Issues:2

Huffman-encoder

Huffman encoder

Language:VerilogStargazers:10Issues:0Issues:0

jpeg_comp_verilog

JPEG Compression RTL implementation

Language:VerilogStargazers:9Issues:3Issues:0

icebreaker_z80

A soft Z80 system running on an icebreaker FPGA board

Language:VerilogLicense:MITStargazers:5Issues:3Issues:0

Fp16_Arithmetic_modules

FP16_Arithmetic modules designed by Verilog and VHDL

Language:VerilogLicense:GPL-3.0Stargazers:4Issues:0Issues:0

Markov-Huffman-Coding

This is a proof of concept for an experimental data compression technique that applies Markov chains to Huffman coding.

Language:C++Stargazers:4Issues:1Issues:0

dynamic-markov-compression

Dynamic Markov Compression (DMC) implemented in Rust. DMC is a lossless, general purpose, compression technique based on a probabilistic model.

Language:RustStargazers:4Issues:2Issues:0

Data-Compression-on-FPGA

Implemented Data compression on the FPGA using Verilog Hardware description language. Created a Verilog model for two kinds of lossless data compression algorithms i.e Huffman compression and Shanon fano algorithm. Compared the performances of the algorithms used and finally implemented the Huffman algorithm on the FPGA board.

Language:VerilogStargazers:3Issues:0Issues:0

division-algorithms

Analysis and Implementation of Common Division Algorithms. ➗

Language:Jupyter NotebookLicense:MITStargazers:2Issues:1Issues:0

chdkscripts

Various CHDK scripts

Language:LuaStargazers:1Issues:0Issues:0

chdkmeteorcam

CHDK based meteorcam

Language:PythonStargazers:1Issues:0Issues:0
Language:VerilogStargazers:1Issues:0Issues:0
Language:VerilogStargazers:1Issues:0Issues:0