Jose R Garcia's repositories

uvm-python-verification-lib

UVM Python Verification Agents Library

Language:PythonLicense:BSD-3-ClauseStargazers:12Issues:1Issues:0

Goldschmidt_Integer_Divider_Parallel

A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.

Language:VerilogLicense:NOASSERTIONStargazers:10Issues:2Issues:1

IIR_FILTER

IIR Parallel Filter

Language:PythonLicense:BSD-3-ClauseStargazers:4Issues:1Issues:0

uvm_python_Wishbone_Pipeline_Slave

Wishbone Slave(Pipelined) Bus Interface Verification Agent

Language:PythonLicense:BSD-3-ClauseStargazers:4Issues:1Issues:0

uvm_python_gen.vim

VIM / NeoVim plugin to auto-generate the shell for uvm-python verifiaction IP.

Language:Vim scriptLicense:AGPL-3.0Stargazers:3Issues:1Issues:0

Open-Source-FPGA-Bitcoin-Miner

A completely open source implementation of a Bitcoin Miner for Anlogic EG4 FPGAs.

Language:VHDLLicense:BSD-3-ClauseStargazers:2Issues:0Issues:0

SystemVerilogSHA256

SHA256 in (System-) Verilog / Open Source FPGA Miner

Language:SystemVerilogLicense:GPL-3.0Stargazers:2Issues:0Issues:0

cocotb

cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python

Language:PythonLicense:NOASSERTIONStargazers:1Issues:0Issues:0

dapboot

Dapboot fork for GD32F150 devices includes nasty patch.

Language:CLicense:NOASSERTIONStargazers:1Issues:0Issues:0

gd32usb2spi

Simple USB-to-SPI adapter firmware using the CDCACM driver. Designed to be used on the Sipeed Tang Premier FPGA board, to establish communication between the GD32F150 on-board processor and the Anlogic FPGA

Language:CStargazers:1Issues:0Issues:0

uvm_python_Wishbone_Pipeline_Master

Wishbone Master(Pipelined) Bus Interface Verification Agent

Language:PythonLicense:BSD-3-ClauseStargazers:1Issues:1Issues:0

lensfun

The Lensfun project Git repository

License:LGPL-3.0Stargazers:0Issues:0Issues:0

nanoGPT_amd

The simplest, fastest repository for training/finetuning medium-sized GPTs. WIth minor changes for better support of AMD GPUs

Language:PythonLicense:MITStargazers:0Issues:0Issues:0

prjtang

Documenting the Anlogic FPGA bit-stream format.

Language:C++License:ISCStargazers:0Issues:0Issues:0

ROCm

AMD ROCm™ Software - GitHub Home

Language:PythonLicense:MITStargazers:0Issues:0Issues:0

stx_cookbook

Altera Advanced Synthesis Cookbook 11.0

Language:VerilogStargazers:0Issues:0Issues:0