j054n's starred repositories

free-for-dev

A list of SaaS, PaaS and IaaS offerings that have free tiers of interest to devops and infradev

Language:HTMLStargazers:88317Issues:1632Issues:0

wtfjs

🤪 A list of funny and tricky JavaScript examples

Language:JavaScriptLicense:WTFPLStargazers:35000Issues:557Issues:112

ToolJet

Low-code platform for building business applications. Connect to databases, cloud storages, GraphQL, API endpoints, Airtable, Google sheets, OpenAI, etc and build apps using drag and drop application builder. Built using JavaScript/TypeScript. 🚀

Language:JavaScriptLicense:AGPL-3.0Stargazers:28828Issues:174Issues:4274

IoT-For-Beginners

12 Weeks, 24 Lessons, IoT for All!

web-development-resources

Awesome Web Development Resources.

Language:HTMLLicense:MITStargazers:7194Issues:145Issues:98

picorv32

PicoRV32 - A Size-Optimized RISC-V CPU

Language:VerilogLicense:ISCStargazers:3060Issues:167Issues:176

darkriscv

opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

Language:VerilogLicense:BSD-3-ClauseStargazers:2082Issues:91Issues:40

riscv

RISC-V CPU Core (RV32IM)

Language:VerilogLicense:BSD-3-ClauseStargazers:1203Issues:51Issues:18

Cores-VeeR-EH1

VeeR EH1 core

Language:SystemVerilogLicense:Apache-2.0Stargazers:810Issues:58Issues:99

RWTS-PDFwriter

An OSX print to pdf-file printer driver

Language:ShellLicense:GPL-2.0Stargazers:802Issues:25Issues:42

kianRiscV

RISC-V Linux SoC, marchID: 0x2b

Language:CLicense:ISCStargazers:688Issues:28Issues:4

BNN-PYNQ

Quantized Neural Networks (QNNs) on PYNQ

Language:Jupyter NotebookLicense:BSD-3-ClauseStargazers:664Issues:52Issues:149

vscode-terosHDL

VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!

Language:VHDLLicense:GPL-3.0Stargazers:538Issues:22Issues:447

arduino-create-agent

Arduino Cloud Agent

Language:GoLicense:AGPL-3.0Stargazers:418Issues:35Issues:341

VeeRwolf

FuseSoC-based SoC for VeeR EH1 and EL2

nightminer

Simple Python CryptoCurrency mining client

Language:PythonLicense:MITStargazers:198Issues:25Issues:15

audiostream

Audio API for streaming raw data to speakers

Language:PythonLicense:MITStargazers:190Issues:30Issues:41

riscv-simple-sv

A simple RISC V core for teaching

Language:SystemVerilogLicense:BSD-3-ClauseStargazers:166Issues:3Issues:3

RISC-V-Processor

Verilog implementation of multi-stage 32-bit RISC-V processor

Language:VerilogStargazers:66Issues:4Issues:0

movement

Using Smartphones to Encourage Movement

Language:Jupyter NotebookStargazers:21Issues:3Issues:0

ultrasonic-communication

Ultrasonic communication by STM32L4 and MEMS microphone

riscv-simple

Computer architecture learning environment using FPGAs

Language:AssemblyLicense:NOASSERTIONStargazers:12Issues:2Issues:0

tkgate

Digital circuit simulator, written by Jeffery P. Hansen

Language:VerilogLicense:GPL-2.0Stargazers:9Issues:0Issues:0

vscode-verilog

A Fork of the Verilog Runner Extension for VSCode

Language:TypeScriptLicense:MITStargazers:4Issues:1Issues:0

veril

A tiny bitcoin miner written in SystemVerilog, tested with Arty S7 50 FPGA

Language:SystemVerilogLicense:GPL-3.0Stargazers:1Issues:2Issues:0