Goran Mahovlic (goran-mahovlic)

goran-mahovlic

Geek Repo

Location:Croatia

Home Page:http://www.lemilica.com

Github PK Tool:Github PK Tool


Organizations
f32c
RadionaOrg

Goran Mahovlic's repositories

ulx3s-extensions

PMOD boards for ULX3S

Language:HTMLLicense:NOASSERTIONStargazers:39Issues:7Issues:12

GateMate_demos

gateware for CologneChip GateMate Evaluation Board

Language:VerilogLicense:MITStargazers:3Issues:0Issues:0

mipi-csi-2

Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA

Language:SystemVerilogLicense:NOASSERTIONStargazers:3Issues:1Issues:0

f32c

A 32-bit RISC-V / MIPS ISA retargetable CPU core & SoC, 1.62 DMIPS/MHz

Language:VHDLLicense:BSD-2-ClauseStargazers:2Issues:2Issues:0
Language:CLicense:BSD-2-ClauseStargazers:1Issues:2Issues:0

litex-boards

LiteX boards files

Language:PythonLicense:BSD-2-ClauseStargazers:1Issues:1Issues:0

lvgl-rasp-sdl

"Demo printer" LVGL application for Raspbery Pi CM4 using SDL library.

Language:CStargazers:1Issues:0Issues:0

Next186

x86 core for FleaFPGA Ohm board

Language:VerilogStargazers:1Issues:1Issues:0
Language:CStargazers:1Issues:0Issues:0

apple-one

An attempt at a small Verilog implementation of the original Apple 1 on an FPGA

Language:VerilogLicense:Apache-2.0Stargazers:0Issues:0Issues:0

cale-idf

CALE is an Epaper component driver for the ESP-IDF framework with GFX and font support, optional touch interface, compatible with ESP32 / S2 / S3 / C3

Language:CLicense:Apache-2.0Stargazers:0Issues:1Issues:0

case-and-design

Balthazar's case and the design. Updates regularly as we progress.

License:NOASSERTIONStargazers:0Issues:0Issues:0
License:MITStargazers:0Issues:1Issues:0

eez_lvgl_mobile_demo

for eez-framework / as a tutorial for linux user

Language:CStargazers:0Issues:0Issues:0
Language:CStargazers:0Issues:0Issues:0

H-field_RF_probe

Magnetic field sniffer probe made using multilayer PCB

Stargazers:0Issues:0Issues:0

linux-on-litex-vexriscv

Linux on LiteX-VexRiscv

Language:PythonLicense:BSD-2-ClauseStargazers:0Issues:1Issues:0

litedram

Small footprint and configurable DRAM core

Language:PythonLicense:NOASSERTIONStargazers:0Issues:1Issues:0

lv_port_linux

LVGL configured to work with a standard Linux framebuffer

License:MITStargazers:0Issues:0Issues:0
Language:CLicense:GPL-3.0Stargazers:0Issues:0Issues:0
Language:MakefileLicense:MITStargazers:0Issues:0Issues:0

reverse_clean

Displacement

Stargazers:0Issues:0Issues:0

SaxonSoc

SoC based on VexRiscv and ICE40 UP5K

Language:ScalaLicense:MITStargazers:0Issues:1Issues:0
Language:C++Stargazers:0Issues:0Issues:0
Stargazers:0Issues:0Issues:0
Language:C++Stargazers:0Issues:0Issues:0

Silice

Silice is an open source language that simplifies prototyping and writing algorithms on FPGA architectures.

Language:C++License:NOASSERTIONStargazers:0Issues:1Issues:0
Language:RustLicense:GPL-3.0Stargazers:0Issues:0Issues:0
Language:C++Stargazers:0Issues:0Issues:0

ulx3s-next186

Automated Next186 builds for ulx3s

Language:DockerfileStargazers:0Issues:1Issues:0