estija / Verilog-assignments

This repository contains some Verilog files in which DLD concepts like adders, multiplexer, multiplier, flip-flops, encoder etc. have been implemented.

Geek Repo

Github PK Tool