estija / Verilog-assignments

This repository contains some Verilog files in which DLD concepts like adders, multiplexer, multiplier, flip-flops, encoder etc. have been implemented.

Verilog basics

This repository contains some Verilog files in which DLD concepts like adders, mux, multiplier, counter, flip-flops, encoder etc. have been implemented.