esromneb / verilator-project-template

Template Verilator project for beginners

Geek Repo:Geek Repo

Github PK Tool:Github PK Tool

verilate workflow

What is this

A simple Verilator and Verilog project setup for testing a timer (timer_thing.sv). Use this project as a template and starting place for your own Verilator projects!

Setup

  • Follow the steps at the bottom to install Verilator and Gtkwave
  • clone this repo, and type make and then make show

Running

  • use make to recompile all verilog and run
  • use make quick to only recompile test-bench cpp files (ignoring any verilog changes) and run
  • use make show to show your output
  • use make clean to delete all output files

Files

See hdl/timer_thing.sv

Example Output

example1

gtkwave

Used to view wave files. Install with

sudo apt-get install gtkwave

Verilator

This is an opensource simulator for verilog. You need to have verilator installed (I'm on ubuntu). Verilator must be installed to /usr/local/share/verilator in order for the make scripts to work

Install Verilator on Ubuntu

Deps:

sudo apt-get install flex bison autoconf libfl-dev gdb build-essential

Install:

cd
git clone http://git.veripool.org/git/verilator
cd verilator
git checkout v4.228
autoconf
./configure
make -j4
make test
sudo make install

About

Template Verilator project for beginners

License:The Unlicense


Languages

Language:C++ 65.7%Language:Makefile 24.3%Language:SystemVerilog 10.0%