bselimoglu / Hw-Sw-Co-Design-with-Zynq7000

SoC Design Lecture's Project

Geek Repo:Geek Repo

Github PK Tool:Github PK Tool

Hw-Sw-Co-Design-with-Zynq7000

SoC Design Lecture's Project

Project report was uploaded.

About

SoC Design Lecture's Project


Languages

Language:VHDL 98.8%Language:Verilog 1.2%Language:Coq 0.0%Language:C 0.0%