A Pseudo-Random Noise Sequence Generator VHDL implementation to synthesize on a Zync FPGA for the Digital Systems Design course of University of Pisa, 2019.
Geek Repo:Geek Repo
Github PK Tool:Github PK Tool
