Aaryaa Padhyegurjar's repositories

Smart-Parking

IoT based Smart Parking System

Language:C++Stargazers:6Issues:1Issues:0

Exploring-ESP-NOW

ESP-NOW is a connectionless communication protocol developed by Espressif that features short packet transmission. This protocol enables multiple devices to talk to each other without using Wi-Fi.

Language:C++Stargazers:3Issues:1Issues:0

SPC-Library

An Arduino Library for easy signal conditioning of Analog Signals.

Language:C++License:MITStargazers:3Issues:1Issues:0

Desk-Clock-Weather-Station

IoT Based Weather Station + Desk Clock

Language:C++Stargazers:1Issues:1Issues:0

LOCADER

My take on the Weasley Clock from Harry Potter. The name Locader is derived from "Location Detection and Emergency Response".

Language:C++Stargazers:1Issues:1Issues:0

Arduino-Controlled-VGA

Sketch for an Arduino-Controlled VGA

Language:C++Stargazers:0Issues:1Issues:0

Digital-Level-Meter

This project explores the functioning, calibration and mathematics involved in getting comprehensible data from MPU6050 (a low-cost, highly accurate IMU with 6 DOF). It is a highly sensitive electronic substitute for the traditional Spirit Level indicators.

Language:C++Stargazers:0Issues:1Issues:0

Sensors-and-Circuits

A collection of Arduino Sketches that'll help understand the basic properties and functions of various sensors and peripherals.

Language:C++Stargazers:0Issues:1Issues:0

Verilog-HDL-Projects

Icarus Verilog + GTKWave

Language:VerilogStargazers:0Issues:1Issues:0

Verilog-Projects

Digital Circuit Design using Verilog HDL (Hardware Description Language). Simulation was done on Xilinx Vivado IDE.

Language:VerilogStargazers:0Issues:1Issues:0

esp-idf-vscode-procedure

Procedure and resources for getting started with ESP-IDF on VSCode.

Language:CMakeStargazers:0Issues:0Issues:0

Exploring-Deep-Sleep

Exploring deep sleep in ESP32

Language:C++Stargazers:0Issues:0Issues:0
Language:C++Stargazers:0Issues:0Issues:0
Stargazers:0Issues:0Issues:0

RCA-Cadence

4 Bit Ripple Carry Adder using Cadence

Stargazers:0Issues:1Issues:0
Language:JavaScriptStargazers:0Issues:0Issues:0

VHDL-Projects

Digital Circuit Design using VHDL. Simulated using Xilinx ISE (Spartan 3 FPGA Family)

Language:VHDLStargazers:0Issues:1Issues:0