aaryaapg / Verilog-Projects

Digital Circuit Design using Verilog HDL (Hardware Description Language). Simulation was done on Xilinx Vivado IDE.

Geek Repo

Github PK Tool