Giters

aaryaapg / Verilog-Projects

Digital Circuit Design using Verilog HDL (Hardware Description Language). Simulation was done on Xilinx Vivado IDE.

Geek Repo:Geek Repo

Github PK Tool:Github PK Tool

Verilog-Vivado

Digital Circuit Design using Verilog HDL (Hardware Description Language). Simulation was done on Xilinx Vivado IDE.

About

Digital Circuit Design using Verilog HDL (Hardware Description Language). Simulation was done on Xilinx Vivado IDE.

Languages

Language:Verilog 100.0%