VILLASframework / fpga

Archived: VILLASfpga has been integrated into the VILLASnode repo

Home Page:https://fein-aachen.org/en/projects/villas-fpga/

Geek Repo:Geek Repo

Github PK Tool:Github PK Tool

VILLASfpga

build status

VILLASfpga provides a flexbible, real-time capable interconnect between FPGAs and Linux, e.g., to connect simulators and devices for hardware-in-the loop simulations. VILLASfpga can guarantee fixed latencies in the nanosecond range. VILLASfpga supports Xilinx FPGAs connected to a Linux system via PCI-Express or via a platform bus as found on MPSoC devices.

Documentation

User documentation is available here: https://villas.fein-aachen.org/doc/fpga.html

License

This project is released under the terms of the Apache 2.0 license:

We kindly ask all academic publications employing components of VILLASframework to cite one of the following papers:

Related Projects

Contact

Institute for Automation of Complex Power Systems (ACS) RWTH University Aachen, Germany

About

Archived: VILLASfpga has been integrated into the VILLASnode repo

https://fein-aachen.org/en/projects/villas-fpga/

License:GNU General Public License v3.0


Languages

Language:C++ 82.7%Language:C 8.0%Language:Python 3.5%Language:CMake 2.8%Language:Cuda 1.0%Language:Shell 1.0%Language:Dockerfile 1.0%