TimRudy / uart-verilog

A simple 8 bit UART implementation in Verilog, with tests and timing diagrams

Geek Repo:Geek Repo

Github PK Tool:Github PK Tool

TimRudy/uart-verilog Watchers