Shakil-RU / Verilog_HDL

"Verilog_HDL" repository contains hardware description language (HDL) code written in Verilog for various digital logic and electronic designs."

Geek Repo:Geek Repo

Github PK Tool:Github PK Tool

Name: Abdullah Numan Shakil.
Dept. of Computer Science & Engineering.
University of Rajshahi.

verilog HDL(Hardware Description Language)

Basic Gates

Flip-Flop

Adder

Subtractor

Adder-Subtractor

Comparator

Code converter

Encoder and Decoder

Multiplexer

Counter

Asynchronous

Synchronous

About

"Verilog_HDL" repository contains hardware description language (HDL) code written in Verilog for various digital logic and electronic designs."


Languages

Language:Verilog 100.0%