systemverilog mips microprocessor single-cycle hdl university coventry-university 3002cem

MIPS Microprocessor

Hardware Realisation of a Computer System (3002CEM) Assignment

Computer Hardware and Software Engineering Module

at Coventry University

📄 Documentation

Assignment_Brief.pdf - University Task Sheet detailing the Coursework and Learning Outcomes.
Report.pdf - Personal Report on the Project.
Diagrams.pdf - Personal Diagrams on the Project. (1. & 2. Detail the Changes made to the Architecture, 3. & 4. Detail the Changes to the ALU.)

📌 Noteworthy Files

mipssingle.sv - The Main file that contains the Microprocessor in HDL.
mipstest.sv - The Test Bench for the Microprocessor.
memfile.dat - The Test Program for the Test Bench.

About

Final Year - Hardware Realisation of a Computer System (3002CEM) Project

systemverilog mips microprocessor single-cycle hdl university coventry-university 3002cem

Languages

Language:JavaScript 20.4%Language:C 20.1%Language:Tcl 18.7%Language:SystemVerilog 16.9%Language:HTML 6.9%Language:Batchfile 6.5%Language:Shell 6.2%Language:Verilog 3.7%Language:Pascal 0.6%Language:PureBasic 0.0%