About
Verilog modules for reference
BSD 2-Clause "Simplified" License
Languages
Language:C 30.3%Language:VHDL 23.7%Language:Verilog 16.4%Language:HTML 7.9%Language:Shell 6.4%Language:Tcl 6.3%Language:Batchfile 6.0%Language:Stata 2.8%Language:SystemVerilog 0.1%Language:Mathematica 0.0%