Giters
MAraragi
/
VerilogProcessorDesign
使用Verilog设计单周期、多周期以及流水线处理器，完成计算工作以及IO仿真
Geek Repo:
Geek Repo
Github PK Tool:
Github PK Tool
Stargazers:
1
Watchers:
1
Issues:
0
Forks:
0
multicycle
pipeline
processor
single-cycle
verilog
VerilogProcessorDesign
使用Verilog设计单周期、多周期以及流水线处理器，完成计算工作以及IO仿真
About
使用Verilog设计单周期、多周期以及流水线处理器，完成计算工作以及IO仿真
multicycle
pipeline
processor
single-cycle
verilog
Languages
Language:
Verilog
29.0%
Language:
Tcl
18.1%
Language:
C
16.7%
Language:
HTML
10.7%
Language:
SystemVerilog
10.1%
Language:
JavaScript
9.6%
Language:
Shell
3.1%
Language:
Batchfile
2.5%
Language:
Pascal
0.2%
Language:
PureBasic
0.0%