FIFO buffer library. Written and verified in SystemVerilog. Can be synthetised in ASIC or FPGA.
Geek Repo:Geek Repo
Github PK Tool:Github PK Tool