Dmitry Petrenko (DmitryZlobec)

DmitryZlobec

Geek Repo

Company:ELPRO

Location:EKB

Github PK Tool:Github PK Tool

Dmitry Petrenko's repositories

Language:VerilogLicense:Apache-2.0Stargazers:5Issues:0Issues:0
Language:CLicense:Apache-2.0Stargazers:2Issues:0Issues:0

wb-ipmi

IPMI driver for MQTT Wirenboard

Language:C++Stargazers:2Issues:0Issues:0

Keras_age_gender

Easy Real time gender age prediction from webcam video with Keras

Language:PythonStargazers:1Issues:0Issues:0

QSNMP-CA

QT Snmp common agent

Language:C++License:GPL-3.0Stargazers:1Issues:0Issues:0

wb-snmp

SNMP subaget for WirenBoard

Language:C++Stargazers:1Issues:0Issues:0

yrv-plus

Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.

Language:VerilogLicense:Apache-2.0Stargazers:1Issues:0Issues:0
Language:CLicense:Apache-2.0Stargazers:1Issues:0Issues:0

age-and-gender-classification

Age and Gender Classification using Convolutional Neural Network

Language:C++Stargazers:0Issues:0Issues:0

basics-graphics-music_y

FPGA exercise for beginners

Language:SystemVerilogLicense:NOASSERTIONStargazers:0Issues:0Issues:0
Language:VerilogStargazers:0Issues:0Issues:0

GenderRecognizer

gender recognition library

Language:C++Stargazers:0Issues:0Issues:0
Language:JavaLicense:BSD-2-ClauseStargazers:0Issues:0Issues:0
License:NOASSERTIONStargazers:0Issues:0Issues:0
Stargazers:0Issues:0Issues:0

Altera-Cyclone-IV-board-V3.0

Documentation for Chinese ALTERA Cyclone IV EP4CE6 FPGA Development Board

Stargazers:0Issues:0Issues:0
Language:SystemVerilogLicense:NOASSERTIONStargazers:0Issues:0Issues:0

FPGA-SDcard-Reader

An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器,可以从FAT16或FAT32格式的SD卡中读取文件。

License:GPL-3.0Stargazers:0Issues:0Issues:0
Language:SystemVerilogStargazers:0Issues:0Issues:0

Karnix_ASB-254

Karnaugh Interactive Extendable ASIC Simulation Board AKA Karnix ASB-254

License:NOASSERTIONStargazers:0Issues:0Issues:0

kicad-iso-library

My kicad library (pcb symbols needs extended layer support)

License:GPL-2.0Stargazers:0Issues:0Issues:0
Language:VerilogStargazers:0Issues:0Issues:0
Stargazers:0Issues:0Issues:0
Language:C++Stargazers:0Issues:0Issues:0

uart

A simple implementation of a UART modem in Verilog.

License:MITStargazers:0Issues:0Issues:0

VexRiscv

A FPGA friendly 32 bit RISC-V CPU implementation

Language:AssemblyLicense:MITStargazers:0Issues:0Issues:0