Divya-i / 100daysofRTL

Starting the "100 Days of RTL Challenge" has been an exciting adventure. Each day, I'm diving into Verilog-based RTL design, exploring the world of digital circuits. From understanding basic gates to tackling complex sequential circuits, these 100 days are helping me become a proficient RTL designer.

Geek Repo:Geek Repo

Github PK Tool:Github PK Tool

Divya-i/100daysofRTL Stargazers