zzulb

zzulb

Geek Repo

Github PK Tool:Github PK Tool

zzulb's repositories

primesieve

🚀 Fast prime number generator

License:BSD-2-ClauseStargazers:0Issues:0Issues:0
Stargazers:0Issues:0Issues:0

RFGuess

基于机器学习的社工字典生成工具. A Machine Learning Approach for Password Guessing. The reproduction of (https://www.usenix.org/conference/usenixsecurity23/presentation/wang-ding-password-guessing)

License:MITStargazers:0Issues:0Issues:0

rocket-chip

Rocket Chip Generator

License:NOASSERTIONStargazers:0Issues:0Issues:0

vivado-risc-v

Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro

Stargazers:0Issues:0Issues:0

GNN4IC

Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability. This collection of papers is summarized in the following survey paper; L. Alrahis et al. "Graph Neural Networks: A Powerful and Versatile Tool for Advancing Design, Reliability, and Security of ICs," ASP-DAC, 2023.

Stargazers:0Issues:0Issues:0

serv

SERV - The SErial RISC-V CPU

License:ISCStargazers:0Issues:0Issues:0

awesome-cryptography

A curated list of cryptography resources and links.

License:NOASSERTIONStargazers:0Issues:0Issues:0

al-go-rithms

:musical_note: Algorithms written in different programming languages - https://zoranpandovski.github.io/al-go-rithms/

License:CC0-1.0Stargazers:0Issues:0Issues:0

Vitis_Libraries

Vitis Libraries

License:Apache-2.0Stargazers:0Issues:0Issues:0

argon2-kraken

The argon2-kraken program is a password cracking tool that uses the Argon2 hashing algorithm. The program can use either the OpenCL or CUDA library to run the Argon2 hashing algorithm on the GPU. The program takes in a leftlist file, a wordlist file, and a potfile, and outputs the successfully cracked passwords to the potfile.

License:MITStargazers:0Issues:0Issues:0

qiskit-terra

Qiskit is an open-source SDK for working with quantum computers at the level of extended quantum circuits, operators, and algorithms.

License:Apache-2.0Stargazers:0Issues:0Issues:0

Pyverilog

Python-based Hardware Design Processing Toolkit for Verilog HDL

License:Apache-2.0Stargazers:0Issues:0Issues:0

Dilithium

High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.

Stargazers:0Issues:0Issues:0

dilithium-artix7

Implementations for all round-3 parameter sets of the PQC signature scheme Dilithium

License:NOASSERTIONStargazers:0Issues:0Issues:0

FGPU

FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.

License:GPL-3.0Stargazers:0Issues:0Issues:0

corundum

Open source, high performance, FPGA-based NIC

License:NOASSERTIONStargazers:0Issues:0Issues:0

PipeCNN

An OpenCL-based FPGA Accelerator for Convolutional Neural Networks

License:Apache-2.0Stargazers:0Issues:0Issues:0

tensorflow-1.4-billion-password-analysis

Deep Learning model to analyze a large corpus of clear text passwords.

Stargazers:0Issues:0Issues:0

Vitis_with_100Gbps_TCP-IP

100 Gbps TCP/IP stack for Vitis shells

Stargazers:0Issues:0Issues:0

pifuhd

High-Resolution 3D Human Digitization from A Single Image.

License:NOASSERTIONStargazers:0Issues:0Issues:0

hls4ml

Machine learning in FPGAs using HLS

License:Apache-2.0Stargazers:0Issues:0Issues:0

Limago

Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack

License:BSD-3-ClauseStargazers:0Issues:0Issues:0

Vitis-AI

Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.

License:Apache-2.0Stargazers:0Issues:0Issues:0

Awesome-CVPR-Paper

CVPR 论文收集,包含但不限于2020、2019、2018、2017文章

Stargazers:0Issues:0Issues:0

Neural-Networks-on-Silicon

This is a collection of works on neural networks and neural accelerators.

Stargazers:0Issues:0Issues:0

awesome-security-collection

1000+ Github Security Resource Collection Repos.

Stargazers:0Issues:0Issues:0

PipeCNN_Winograd

An OpenCL-Based FPGA Accelerator for Compressed YOLOv2

License:Apache-2.0Stargazers:0Issues:0Issues:0

AccDNN

A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.

License:Apache-2.0Stargazers:0Issues:0Issues:0

bitswap

Bit-Swap: Recursive Bits-Back Coding for Lossless Compression with Hierarchical Latent Variables

Stargazers:0Issues:0Issues:0