Hongce Zhang (zhanghongce)

zhanghongce

Geek Repo

Company:Hong Kong University of Science and Technology (Guangzhou)

Location:Guangzhou, China

Home Page:hongcezh.people.ust.hk

Github PK Tool:Github PK Tool


Organizations
PrincetonUniversity

Hongce Zhang's repositories

EnvSynSamples

Samples for Env. Inv. Synthesis

Language:SMTStargazers:3Issues:2Issues:0

IC3ref

IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.

Language:C++License:NOASSERTIONStargazers:3Issues:1Issues:0

cosa2

Next generation cosa.

Language:C++License:NOASSERTIONStargazers:2Issues:1Issues:0

HWMCC19-in-CHC

Benchmark from Hardware Model Checking Competition 2019, translated into CHC and VMT

ILA-Tools

A Modeling and Verification Platform for SoCs using ILAs

Language:C++License:MITStargazers:2Issues:2Issues:0

pdr-prototype-tests

Testing different ideas with PDR

Language:PythonStargazers:2Issues:2Issues:0
Language:VerilogLicense:BSD-3-ClauseStargazers:2Issues:2Issues:0

vexpparser

Verilog Expression Parser

Language:C++License:NOASSERTIONStargazers:2Issues:2Issues:0

btor2verilog

Hacked together program to convert btor2 files to Verilog.

Language:C++License:BSD-3-ClauseStargazers:1Issues:0Issues:0

Pyverilog

Python-based Hardware Design Processing Toolkit for Verilog HDL

Language:PythonLicense:Apache-2.0Stargazers:1Issues:1Issues:0

smtlib2parser

SMT-LIB v2 Parser

Language:CLicense:MITStargazers:0Issues:2Issues:2

verilog-parser

A Flex/Bison Parser for the IEEE 1364-2001 Verilog Standard.

Language:CLicense:MITStargazers:0Issues:2Issues:0
Language:C++Stargazers:0Issues:0Issues:0

abc

ABC: System for Sequential Logic Synthesis and Formal Verification

Language:CLicense:NOASSERTIONStargazers:0Issues:1Issues:0
Stargazers:0Issues:1Issues:0

cuda-code-samples

Source code examples from the Parallel Forall Blog

Language:HTMLLicense:BSD-3-ClauseStargazers:0Issues:1Issues:0

EDA-wiki

EDA wiki

Language:ShellStargazers:0Issues:1Issues:0
Language:VerilogStargazers:0Issues:2Issues:2
Language:VerilogStargazers:0Issues:2Issues:0

ILA_Piccolo

ILA modeling and verification of Piccolo RV32IU

Language:VerilogStargazers:0Issues:2Issues:1
Language:VerilogStargazers:0Issues:2Issues:0
Language:VerilogStargazers:0Issues:1Issues:0

ILAng-Doc

ILAng documentation

Language:TeXLicense:MITStargazers:0Issues:1Issues:0
Language:PythonStargazers:0Issues:2Issues:0
Language:C++License:MITStargazers:0Issues:1Issues:0

qemu_stm32

QEMU with an STM32 microcontroller implementation

Language:CLicense:NOASSERTIONStargazers:0Issues:1Issues:0

RDF-2019

DATC RDF

Language:VerilogLicense:MITStargazers:0Issues:1Issues:0

smt-switch

A generic C++ API for SMT solving. It provides abstract classes which can be implemented by different SMT solvers.

Language:C++License:NOASSERTIONStargazers:0Issues:1Issues:0
Language:Jupyter NotebookLicense:MITStargazers:0Issues:2Issues:0

VMCAI-2020-AE

The Artifact for VMCAI 2020 Submission

Language:SMTLicense:NOASSERTIONStargazers:0Issues:2Issues:0