zewei's repositories

1G_CML_OpenFlow

OpenFlow switch for NetFPGA 1G CML

Language:VerilogStargazers:0Issues:2Issues:0

anycore-riscv

The AnyCore toolset targetting the RISC-V ISA

Language:ShellLicense:NOASSERTIONStargazers:0Issues:0Issues:0

FogTorchPI

A probabilistic prototype for deployment of Fog applications.

Language:JavaLicense:MITStargazers:0Issues:2Issues:0
Language:ShellStargazers:0Issues:2Issues:0

Couscous

Couscous is good.

Language:PHPLicense:NOASSERTIONStargazers:0Issues:2Issues:0

design-files

MinnowBoard.org Official Hardware Design Files

Language:EagleLicense:NOASSERTIONStargazers:0Issues:2Issues:0

ethernet-fmc-axi-eth

Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks

Language:TclStargazers:0Issues:2Issues:0

ethernet-fmc-zynq-gem

Example design for the Ethernet FMC using the hard GEMs of the Zynq

Language:CStargazers:0Issues:2Issues:0

ethernet_mac

Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL

Language:VHDLLicense:NOASSERTIONStargazers:0Issues:2Issues:0

fpga-network-stack

TCP/IP Network Stack for FPGAs

Language:C++License:BSD-3-ClauseStargazers:0Issues:2Issues:0

FPGA-SoC-Linux

FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian8 Images (for Xilinx:Zynq-Zybo:PYNQ-Z1 Altera:de0-nano-soc)

Language:CStargazers:0Issues:2Issues:0

FreeRTOS-lwIP-Vivado-2016

FreeRTOS/lwIP (XAPP1026) for Xilinx Zynq devices using Vivado 2016.1. This port is compatible with Xilinx Vivado 2016.1 and was tested on the boards Zedboard and RedPitaya, but should work on a Xilinx ZC702 board also.

Language:CStargazers:0Issues:2Issues:0

gatsby

⚛️📄🚀 Blazing fast React.js static site generator

Language:JavaScriptLicense:MITStargazers:0Issues:2Issues:0

haddoc2

Caffe to VHDL - Institut Pascal

Language:VHDLLicense:BSD-2-ClauseStargazers:0Issues:2Issues:0

hexo-theme-hiker

An attractive theme for Hexo. called "Hiker", short for "HikerNews".

Language:CSSLicense:MITStargazers:0Issues:2Issues:0

hexo-theme-qna

A Q&A theme for Hexo.

Language:HTMLLicense:MITStargazers:0Issues:2Issues:0

mygateway

myGateway

Language:HTMLStargazers:0Issues:2Issues:0

ofjs

OpenFlow Controller written in Node.js

Language:JavaScriptStargazers:0Issues:2Issues:0

oh

Silicon proven Verilog library for IC and FPGA designers

Language:VerilogLicense:MITStargazers:0Issues:2Issues:0

open_vmonitor

fast and lite web application for monitoring OVSDB (Open_vSwitch Database)

Language:HTMLLicense:AGPL-3.0Stargazers:0Issues:2Issues:0

openflow

The OpenFlow middleware library

Language:GoLicense:MITStargazers:0Issues:2Issues:0

openvnet

Data Center Level Virtual Network Toolkit based on Edge Overlaid Network using OpenFlow 1.3.

Language:RubyLicense:LGPL-3.0Stargazers:0Issues:2Issues:0

riffa

The RIFFA development repository

Language:VerilogLicense:NOASSERTIONStargazers:0Issues:2Issues:0

RyuNote

Ryu学习笔记

Stargazers:0Issues:2Issues:0

skydive

An open source real-time network topology and protocols analyzer

Language:GoLicense:Apache-2.0Stargazers:0Issues:2Issues:0

The-Road-to-SDN

Fuzhou University SDN Lab - The Road to SDN

Stargazers:0Issues:2Issues:0

thingsboard

Open-source IoT Platform - Device management, data collection, processing and visualization.

Language:JavaLicense:Apache-2.0Stargazers:0Issues:2Issues:0

thingsboard-gateway

Open-source IoT Gateway - integrates devices connected to legacy and third-party systems with Thingsboard IoT Platform using OPC-UA and MQTT protocols

Language:JavaLicense:Apache-2.0Stargazers:0Issues:2Issues:0

verilog-ethernet

Verilog Ethernet components

Language:VerilogLicense:MITStargazers:0Issues:2Issues:0

zynqnet

Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"

Language:HTMLLicense:GPL-3.0Stargazers:0Issues:2Issues:0